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Abstract -In recent years, crosstalk noise has emerged a serious
problem because more and more devices and wires have been
packed on electronic chips. As Integrated Circuits are migrated to
more advanced technologies, it has become clear that crosstalk
noise is the important phenomenon that must be taken into
account. Despite of being more immune to crosstalk noise than

their ASIC (Application Specific Integrated Circuit)
counterparts, the dense interconnected structures of FPGAs
(Field Programmable Gate Arrays) invite more vulnerabilities
with crosstalk noise. Due to the lack of electrical detail concerning
FPGA devices it is quite difficult to test the faults affected by
crosstalk noise. This paper proposes a new approach for detecting
the effects such as glitches and delays in transition that are due to
crosstalk noise in FPGAs. This approach is similar to the BIST
(Built-in Self Test) technique in that it incorporates the test
pattern generator to generate the test vectors and the analyzer to

analyze the crosstalk faults without any overhead for testing.

Index- Crosstalk noise, FPGA, Test Pattern Generator, Wire
under Test (WUT).

I. Introduction
As Integrated Circuits continue to migrate to more advanced
technologies, crosstalk noise due to inter-wire capacitance of
FPGA has become a critical concern for electronic designers
due to the following factors: (1) interconnect scaling in one
dimension, (2) continuous reduction in a device feature size,
and (3) an increase in the domination of interconnect
capacitance to the total interconnect capacitance [1]. Crosstalk
noise occurs when a change in voltage on one trace causes a
corresponding change in voltage on a nearby trace. If the
affected trace (victim) is a global signal such as a clock or reset
then the induced pulse might cause the circuit to incorrectly
change the state, which in effect would manifest it into a
functional error or change the switching time of the victim. A
large switching time may lead to critical timing failures.
In recent years, FPGAs have become popular design fabrics
because of their faster time-to-market, reprogrammability, low
non-recurring engineering costs, and easy debugging. A
typical FPGA structure is composed of Configurable Logic
Blocks (CLBs), I/O blocks, and programmable interconnects,
Each CLB consists of one or more basic logic elements (BLEs)
each of which contains a look-up table (LUT), a flip-flop, and
a multiplexer. The interconnect programmability is
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implemented by switches inside switch boxes and connection
boxes [1]. Connection boxes allow CLB pins to connect to
tracks, and switch boxes are used to build connections of
appropriate lengths from prefabricated wire segments along the
trak
ac s.
An interconnect wire not only serves as a conductor of
electrons but also behaves as a parasitic resistor, capacitor, or
an inductor [2]. Process variations and manufacturing defects
worsen this problem of noise and delay effects leading to
unexpected unpredictability and increase in coupling
capacitances and mutual inductances between interconnects
[3]. Because of the present dense interconnect structure in
FPGAs; coupling capacitance dominates result in crosstalk
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incorrect value is latched. As Crosstalk noise in FPGAs has
become a serious problem, this paper proposes a new approach
similar to the BIST technique to detect crosstalk faults among
interconnects in FPGAs.
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II. Nature of capacitive crosstalk
Crosstalk in FPGAs is mainly due to coupling capacitance
coming from the physical adjacency between nets, possibly
introducing noise pulses and delay variations on the quiet
neighbors (victims). The effects of crosstalk can be modeled
by an increase or decrease in the wiring capacitance of the
victim net, which has a significant effect on the delay of a net
[4]. Coupling between a pair of interconnects can result in two
different crosstalk effects: a glitch, or a delayed transition,
depending on the nature of the signal transitions in
interconnects as shown in Fig. 1(a) and 1(b), respectively [5,6].
The glitches due to crosstalk noise may be either positive or
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negative on the quiet neighbors, and the delay transition may
be either rise time delay transition or fall time delay transition.
In addition to these effects, damped oscillations may be
imposed on the top of a glitch. However, if the damping is
large enough to alter the state of the circuit, then the
oscillations can be approximated as either a glitch or a delayed
transition [5]. As far as FPGAs are concerned the effect of
crosstalk noise among interconnects is more observable as a
delay variation (i.e., significant effect on delay of the net) or
spurious transition [4].
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Fig 1. Effects of crosstalk
This paper proposes a novel FPGA crosstalk test
architecture to detect the crosstalk effects such as positive and
negative glitches, as well as the rise and fall time delays
among the interconnects in FPGAs.
III. Previous work

The major difficulties in testing the FPGA system for faults
induced due to crosstalk noise are mainly a result of the almost
complete absence of electrical detailing concerning an FPGA
device. Crosstalk can become a real problem in two
conditions: (1) If an aggressor switches at a specific time
window with respect to the transition of a victim so as to have
a significant effect on a victim's transition, called temporal
correlation; (2) If an aggressor switches in an opposite or same
direction with respect to a victim's transition [1]. Most of the
previous work on crosstalk noise in FPGAs is focused on the
crosstalk-induced delay, developing routing algorithms for
crosstalk reduction for the applications that are eventually
downloaded onto the FPGAs.
Among the techniques currently used for minimizing
crosstalk effects are efforts to explore ways to reduce
capacitive coupling. Coupling capacitance can be dramatically
reduced if the spacing between the adjacent wires is increased.
A reduction in the total loading capacitance can also be
obtained by the wire spacing technique wherein the circuit's
timing and power characteristics can be improved as well. The
reduction of coupling capacitance will be directly converted
into the reduction in delay variation due to crosstalk. The
effectiveness of the wire spacing technique depends on the
available routing space in an FPGA. If the total area of an
FPGA structure is decided by the transistors, and if the extra
spacing between wires does not cause any area penalty, then
1-4244-1280-3/07/$25.00 ©2007 IEEE

the wire spacing proves effective. However, for the
architectures in which wires decide the total area, the wire
spacing technique is ineffective. The other commonly used
technique is power or ground shielding [1]. In this technique
the VDD or GND track between two signal wires is placed to
eliminate the effects of neighbors switching on the victim
explicitly. Shielding is not as effective in improving the timing
as is wire spacing with the same area overhead. The advantage
of shielding is that it provides a good delay prediction, which
introduces more confidence to noise control. This technique is
mostly used for long lines crossing the entire FPGA structure
and also for some dedicated interconnects such as clock and
reset. The authors in [1] stated that on long parallel wires,
crosstalk-induced delay can be easily accumulated and should
be avoided. They proposed a new switch box design such that
long parallel wires are reduced. In this paper's new approach
of detecting crosstalk effects in FPGA, preference is given to
testing the interconnect wires before they hit a switch box. In
[4], a crosstalk-aware router is proposed, which is the
enhancement of the Versatile Place and Route [VPR] timing
router by assuming a simple model, in which crosstalk
between two traces is modeled by a change in the effective
capacitance seen by both traces. The VPR timing router is
enhanced by modifying the cost function which specifies the
complexity of routing process and timing model optimized for
the delay that may be induced due to crosstalk [7]. The work in
[8] proposes a new approach for crosstalk reduction through
area routing using multiple possible connections between two
points that are to be connected in this approach the crosstalk
effects between the interconnects are avoided by routing the
segments in various layers either as L-shaped or as Z-shaped
where the L-shape or Z-shape indicates the direction of the
routes. In [9], an online testing of non-logical faults such as
crosstalk faults is proposed using an N-bit two rail code
checker and functional block based on a finite state machine.
This, however, limits the detection of crosstalk faults to the
faults in CLBs. The functional block consists of N-basic cells,
each connected to a monitored interconnect line and able to
concurrently detect an undesired transition of the monitored
line [9, 10]. The work in [11] presents an iterative logic array
(ILA) method of finding delay faults among interconnects
wherein the FPGA under test is configured to have one or
more independent iterative logic arrays, on each of which
propagates a signal transition. An ILA is a series of logic
blocks and the associated interconnects under test. Considering
the crosstalk noise in FPGA devices the detection of
interconnects that may be affected by the crosstalk noise
should be done at the manufacturing level. Based on this
fashion, the newly proposed test architecture can be connected
in a scan chain fashion.
IV. FPGA Crosstalk noise detection

Considering all the factors resulting in an increase in
coupling capacitance among interconnects in an FPGA, this
paper proposes a novel test architecture for the detection of
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crosstalk-affected interconnects at the manufacturing level.
The proposed approach concentrates mainly on MOTP
(Manufacturing oriented testing procedure) of FPGA, where
the FPGA device is tested for the crosstalk noise irrespective
of the application that is being downloaded onto the device.
The proposed approach is based on the Maximum Aggressor
Fault model, wherein among the bunch of interconnects one
interconnect is a victim and all other interconnects are
aggressors. The Maximum Aggressor Fault Model is a highlevel representation of all physical defects and process
variations
that lead to crosstalk errors such as positive
glitches, negative glitches, and delays in transitions [5]. This
study's main objective is to develop a technique similar to
BIST to detect the crosstalk faults among interconnects in an
FPGA device by connecting the CLBs of an FPGA in a scan
chain fashion based on the boundary scan architecture [3]. As
the cross-coupling of interconnects mainly results in effects
such as glitches, or delayed transition, this study concentrates
on detecting these effects among the interconnect structure in
FPGA devices. An interconnect can act either as a victim or an
aggressor. Efficiency of detecting the crosstalk noise depends
on the test vectors being applied on the interconnects because
the test pattern generator, which generates the test patterns,
cannot be a regular counter for detecting the effects due to
crosstalk, as the usage of a regular counter leads to a
computationally expensive approach. Fig. 2 shows an example
of interconnect system in which the transitions can detect the
glitches, rise time, and fall time delay transitions due to the
crosstalk noise in an interconnect system.
As shown in Fig. 2, the second interconnect line is assumed
to be a victim, and the other lines act as aggressors. This is
shown as an example and the test pattern generator in our
design generates all the patterns assuming that each
interconnect can act as a victim and the same interconnect can
act as an aggressor for other interconnects.
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Fig. 2. Test vectors generated by Test
Pattern Generator
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The victim interconnects may be either at static high or static
low logic values, which may be affected by the transition of
the aggressors. PgO, Pgl and NgO, Ngl are positive and
negative glitches, respectively. Rs and Fs are rising and falling
skews in the victim line. PgO is the glitch that occurs on the
victim line at static low values due to the transition in the
aggressors from 'O' to '1'. Pgl is a glitch that may be
obtained on the victim line, which is static high due to
transition in the aggressors from 'O' to '1', and similarly NgO,
Ngl are the glitches on the victim line with the aggressors
transitioning from '1' to '0'. Based on this model of different
crosstalk effects new test architecture is proposed to detect the
crosstalk noise among FPGA interconnects.

A. The Test Architecture
A careful observation of Fig. 2 shows that the victim line
undergoes transition for every two clock cycles, whereas the
aggressors undergo transition for every clock cycle. Based on
this, a test pattern generator is obtained by configuring each
CLB at the source side of the wire under test (WUT). This
CLB is configured with the test architecture as shown in Fig. 3.
To evaluate the presence or absence of crosstalk effects as
stimulated by the test pattern generator on the source side of
the WUT, present a new block called an "analyzer" is
presented at the destination side of the WUT. The CLBs on the
destination side of the concerned WUT are configured with the
architecture of the analyzer as shown in Fig. 4.
The test architecture for the test pattern generator shown in
Fig. 3 is configured in the CLBs at interconnects input sides.
The test pattern generator is controlled by two external primary
inputs, SE (Shift Enable), and CT (Crosstalk). For the input SE
at logic'O', the initial vectors for the test pattern generator are
scanned in. To shift the vectors among the CLBs in the scanchain logic '1' is applied at pin SE. Flip-flop FF1 stores the
victim-select data which indicate the line that is to be assumed
as a victim in a bunch of interconnects. The AND gate controls
the transitions on the victim interconnects and aggressor
interconnects based on the victim select data and other input
pm
pnNgl CT. Flip-flop FF2 stores the initial vectors that are scanned
in before the actual testing procedure begins. Flip-flop FF3 is
used to delay the transitions in interconnects that are assumed
to be victims to two clock cycles based on the observations
from Fig. 2. The multiplexer at the output of FF3 is used to set
the frequency of the clock in flip-flop FF2 depending on the
output from the AND gate (i.e., depending on the interconnect
line whether it is assumed to be a victim or as an aggressor).
The output of the flip-flop FF2, Q, is connected to the
interconnect wire under test (WUT) and the other output of
flip-flop FF2, is fed back to one of the inputs of the
_multiplexer followed by the FF 1.
O

The primlary inputs SE and CT control the overall operation of
~~~~the test pattern generator. The testing procedure starts with the
victim select data scanned into FFl1 from the external inputs.
Assuming a six-interconnects system and considering the
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I> t1~ ~tw>ug

second interconnect as a victim net appropriate test patterns are
generated as shown in Fig. 2. After the generation of test
patterns for the second victim line, the line rotates with one-hot
encoded data obtained by just scanning in a '0'. For example,
if the second line is a victim, the victim select datum is
"010000"; for the third interconnect to be a victim, '0' is
scanned in to shift the victim select data one position to the
right as "001000". In this manner all the interconnect lines in a
bunch are assumed to be a victim at least once.
As shown from Fig. 2 aggressors transition once every clock
cycle whereas victim undergoes transition once for every two
clock cycles. This is achieved with a simple AND gate
controlled by the victim select data from FF1 and the
,, ,,, .s. rT^\ If
-1 output
- - of9 the
'1
crosstalk- enabled primary input
(CT). T £ the
AND gate is '1', then the data in FF2 are complemented for
every two clock cycles, if it is 'O' then the data in FF2 are
complemented for every clock cycle. This is the main
requirement for the test pattern generator in which the victim
line undergoes transition for every two clock cycles and
.aggressor undergoes transition for every clock cycle
to nex CLBin
scan chain
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Fig 4 Block diagram of Analyzer
The analyzer shown in Fig. 4 mainly consists of a simple
XOR gate for which one of the inputs is from the
interconnects under test and the other input is from the local
test generator, which generates the same test patterns as that of
the original pattern generator. However, the local test
generator is delayed by placing the basic inverters "inv". The
Inumber of inverters that should be placed depends on the
specifications of the wire delay of the type of interconnects
I | ffff2 t 1that are under test. The output of the XOR gate is given to flip0 @II
0 FF. If the output of the FF is '1' then it indicates that
| I|2 @ | I I flop
WUT is affected by the crosstalk. The output of the flip-flop
Ifrom the analyzer is connected to the next CLB configured
with same architecture shown in Fig. 4 to form a scan chain;
i.e., all the outputs of flip-flops from CLBs at the destination
side of WUTs are connected as a scan chain.

r

Ivi

T

4CT |
||
F3r |

C. Overall Test Architecture
The overall testing procedure is done for horizontal parallel
wires and vertical parallel wires in an FPGA. The testing is
mainly done for long parallel running wires before they hit a
switch box where the crosstalk can easily accumulate. The
overall
test architecture for a set of six horizontal interconnects
Test pattern generator
clock
clock
shown in5 Fig. 5 as an example.
The pattern generators in
e teC
Fig.
at
sd ofmWUTs
config
Fig. 3. Test Pattern Generator of one cell (CLB) in scan chain
Fig. 5 at the source side of WUTs are the CLBs configured
nof test patters only the initial vectors are to with architecture as shown in Fig. 3 and the analyzers at the
For
side of the inFg4.Atedsiainsdef
WUTs are the CLBs configured with
thanned into
generationdestination
arhtcuessow
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into FF2 and
and the
the rest
rest of
of the pattemsare
patterns are generated
by the pattern generator itself. This structure is configured in a
WUTs the output of the flip-flops from the CLBs configured
scan chain for all the CLBs that are connected to the WUTs
with
the architecture in Fig. 4 is connected in a scan-chain
and the scan procedure is enabled by the input pin SE. The
n a e of tfashion, and the output of the scan-chain is directly fed to the
primary output pin of the FPGA. After the testing procedure is
vts00
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t
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rmiigtsvectors vectors will be
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the nets to be routed to tracks that have led to bad routing
solutions in the past. The present congestion cost indicates the
congestion cost of using the segment for a given application. In
the routing procedure, if the parameter file indicates that a
particular interconnect line is affected due to crosstalk noise,
then a penalty function (which indicates an increase in the cost
of routing a segment) is added to the original cost function.
Using the new approach that is proposed for detection of
acrosstalk noise the cost function for routing the nets in an
FPGA can be modified as follows:

n

Cost (i) = Crit*delay(i)±+(I-Crit)*b(i)*h(i)*p(i)+Penalty
Where Penalty = 0 if i # j

(2)

Penalty Z (1- Crit)*b(j)*h(i)*p(j) if i =j

(3)

j=O

T

|

T
|In these equations, 'j' is the track number or segment from a
wevit.h aparameter file obtained after a testing procedure and 'n' is the
number of times that particular segment appears in a parameter
file.
This study draws the following important conclusions
from
equation 3 that for interconnects affected by the crosstalk
ICLB corfied IICLB cor[FlpdI
w
with test pattern
ana z rnoise, the base cost and the present congestion cost of the
lith
segment will be increased with the penalty function. This
increases the cost of routing particular segment. Using this
Primary
vital information, the route which carries more probability of
being affected by crosstalk may be avoided for the application
CLB corfind |CLB coFied Output pin
with anatter of FP GA
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by the routing algorithm (maze routing algorithm), which
Fl
|
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Fessentially depends on the cost function.
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Fig 5. Overall Test architecture for set of interconnects

VI. Conclusion

V. Modified Cost Function

The maze-routing algorithm can be used for routing the nets
in an FPGA [7]. In the maze-routing algorithm, the fitness of
any segment that might be added to the net is evaluated using
the cost function. The cost function is used to obtain the most
appropriate path between the CLBs to be connected among all
the possible paths.
The parameters are defined as follows:
Cost (i) Cost for routing a particular segment i
Crit
Criticality of the currently routed net
Delay (i) = Elmore delay of the segment i
b (i) = Base cost of using segment i
h (i) = Historical congestion cost of using segment i
p (i) = Present congestion cost of using segment i
The cost function is defined as
Cost (i)=Crit*delay(i)±(l-Crit)*b(i)*h(i)*p(i)

(1)

The criticality of a net is close to 1 if the net is close to the
critical path of the circuit [4]. The Base cost is the basic cost of
using a resource. The historical congestion cost is to prevent

1-4244-1280-3/07/$25.00 ©2007 IEEE

This paper proposed a new framework for detecting
crosstalk noise among interconnects in FPGAs where the
testing is done irrespective of the intended application. The
proposed framework presents test architectures for the CLBs to
be configured at the source and destination side of WUTs to
detect the effects of crosstalk noise. The main advantage of the
approach is that the testing architecture includes crosstalk
effects such as positive and negative glitches on the victim
interconnects along with delays in transition. An improved
version of the existing cost function for routing in FPGAs is
also presented, which simultaneously incorporates the
crosstalk noise effects such as glitches and delays in the same
expression. The data from a parameter file (described in
section V) are used to modify the cost function for routing any
application on an FPGA such that it is unaffected by crosstalk
noise. The information obtained from the parameter file can be
used by the application configuring process so that the routing
can be done with minimal crosstalk effects. The experimental
results for the proposed approach to detect crosstalk noise
effects in FPGAs are yet to be observed. In future work, this
testing procedure will be correlated to the BIST technique
usually used to find logical or interconnect faults in FPGAs in
a way that the same technique can be used to detect stuck-at
faults along with crosstalk faults.
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